1 //-----------------------------------------------------
  2 // Design Name : clk_div
  3 // File Name   : clk_div.v
  4 // Function    : Divide by two counter
  5 // Coder       : Deepak Kumar Tala
  6 //-----------------------------------------------------
  7 
  8 module clk_div (clk_in, enable,reset, clk_out);
  9  // --------------Port Declaration----------------------- 
 10  input               clk_in                   ;
 11  input               reset                    ;
 12  input               enable                   ;
 13  output              clk_out                  ;
 14  //--------------Port data type declaration-------------
 15  wire                 clk_in                  ;
 16  wire                 enable                  ;
 17 //--------------Internal Registers----------------------
 18 reg                   clk_out                 ;
 19 //--------------Code Starts Here----------------------- 
 20 always @ (posedge clk_in) 
 21 if (reset) begin 
 22   clk_out <= 1'b0;
 23 end else if (enable) begin
 24   clk_out <=  ! clk_out ; 
 25 end
 26 
 27 endmodule  

Copyright © 1998-2025

Deepak Kumar Tala - All rights reserved

Do you have any Comment? mail me at:deepak@asic-world.com