|
|
| |
|
|
|
|
|
| |
|
|
| |
 |
Interface File
|
| |
|
|
|
|
1 `ifndef MEM_PORTS_SV
2 `define MEM_PORTS_SV
3
4 interface mem_ports(
5 input wire clock,
6 output logic [7:0] address,
7 output logic chip_en,
8 output logic read_write,
9 output logic [7:0] data_in,
10 input logic [7:0] data_out
11 );
12 endinterface
13
14 `endif
You could download file sv_examples here
|
| |
|
|
| |
|
|
| |
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
Copyright © 1998-2025 |
Deepak Kumar Tala - All rights reserved |
|
Do you have any Comment? mail me at:deepak@asic-world.com
|
|
