|
|
| |
|
|
|
|
|
| |
|
|
|
|
Specman examples in the section have been written to help the new to e language engineers to get the idea of how testbenches should be. The arch of this testbenches are primitive in sense that this is default testbench arch that Specman talks about. I call this as first generation of testbench arch, that I use to use in year 2000. Current Testbench arch that I use in real life is more advanced. I may not discuss this here for very simple reasons. Examples below are not optimized, and may contain mistakes.
|
| |
|
|
|
|
Note : Completed UART example, working on aribter example.
|
| |
|
|
| |
|
|
|
|
|
| |
|
|
|
|
|
| |
|
|
|
 |
Verification Of Memory
|
| |
|
|
|
|
Verification Of FIFO
|
| |
|
|
|
|
Verification Of Arbiter
|
| |
|
|
|
|
Verification Of UART
|
| |
|
|
| |
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
Copyright © 1998-2025 |
Deepak Kumar Tala - All rights reserved |
|
Do you have any Comment? mail me at:deepak@asic-world.com
|
|
|
